

(1390 REV. 5-93) US DEPT. OF COMMERCE PATENT &amp; TRADEMARK OFFICE

**TRANSMITTAL LETTER TO THE  
UNITED STATES  
DESIGNATED/ELECTED OFFICE  
(DO/EO/US) CONCERNING A FILING  
UNDER 35 U.S.C. 371**

ATTORNEY'S DOCKET NUMBER  
108101U.S. APPLICATION NO.  
(if known, sec 37 C.F.R.1.5)

09/743768

INTERNATIONAL APPLICATION NO.  
PCT/JP00/03116INTERNATIONAL FILING DATE  
May 15, 2000PRIORITY DATE CLAIMED  
May 14, 1999

TITLE OF INVENTION  
DRIVING METHOD FOR DRIVING ELECTRO-OPTICAL DEVICE, DRIVING CIRCUIT, ELECTRO-OPTICAL DEVICE, AND  
ELECTRONIC EQUIPMENT

APPLICANTS FOR DO/EO/US  
Ryo ISHII; Akihiko ITO

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☒ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☒ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

**Items 11. to 16. below concern other document(s) or information included:**

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A FIRST preliminary amendment.  
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ Entitlement to small entity status is hereby asserted.
16. ☒ Other items or information: Request for Approval of Drawing Corrections

U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.5) <b>09/743768</b>	INTERNATIONAL APPLICATION NO. PCT/JP00/03116	ATTORNEY'S DOCKET NUMBER 108101
---------------------------------------------------------------------	-------------------------------------------------	------------------------------------


  

17. <input checked="" type="checkbox"/> The following fees are submitted:  <b>Basic National fee (37 CFR 1.492(a)(1)-(5)):</b>  Search Report has been prepared by the EPO or JPO ....\$860.00  International preliminary examination fee paid to USPTO (37 CFR 1.482) .....\$690.00  No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)) .....\$710.00  Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO .....\$1,000.00  International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4) .....\$ 100.00  <b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b>	CALCULATIONS	PTO USE ONLY																																																																		
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).	\$																																																																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 20%;">Claims</th> <th style="width: 20%;">Number Filed</th> <th style="width: 10%;">Number Extra</th> <th style="width: 10%;">Rate</th> <th style="width: 10%;"></th> <th style="width: 10%;"></th> </tr> <tr> <td>Total Claims</td> <td>14 - 20 =</td> <td></td> <td>X \$ 18.00</td> <td>\$</td> <td></td> </tr> <tr> <td>Independent Claims</td> <td>6 - 3 =</td> <td>3</td> <td>X \$ 80.00</td> <td>\$240.00</td> <td></td> </tr> <tr> <td colspan="3">Multiple dependent claim(s)(if applicable)</td> <td>+ \$270.00</td> <td>\$</td> <td></td> </tr> <tr> <td colspan="4" style="text-align: right;"><b>TOTAL OF ABOVE CALCULATIONS =</b></td> <td>\$1,100.00</td> <td></td> </tr> <tr> <td colspan="4">Reduction by 1/2 for filing by small entity, if applicable.</td> <td style="text-align: center;">-</td> <td>\$</td> </tr> <tr> <td colspan="4" style="text-align: right;"><b>SUBTOTAL =</b></td> <td>\$</td> <td></td> </tr> <tr> <td colspan="4">Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)).</td> <td style="text-align: center;">+</td> <td>\$</td> </tr> <tr> <td colspan="4" style="text-align: right;"><b>TOTAL NATIONAL FEE =</b></td> <td>\$1,100.00</td> <td></td> </tr> <tr> <td colspan="4"></td> <td style="text-align: right;">Amount to be refunded</td> <td>\$</td> </tr> <tr> <td colspan="4"></td> <td style="text-align: right;">Charged</td> <td>\$</td> </tr> </table>	Claims	Number Filed	Number Extra	Rate			Total Claims	14 - 20 =		X \$ 18.00	\$		Independent Claims	6 - 3 =	3	X \$ 80.00	\$240.00		Multiple dependent claim(s)(if applicable)			+ \$270.00	\$		<b>TOTAL OF ABOVE CALCULATIONS =</b>				\$1,100.00		Reduction by 1/2 for filing by small entity, if applicable.				-	\$	<b>SUBTOTAL =</b>				\$		Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)).				+	\$	<b>TOTAL NATIONAL FEE =</b>				\$1,100.00						Amount to be refunded	\$					Charged	\$	\$860.00	
Claims	Number Filed	Number Extra	Rate																																																																	
Total Claims	14 - 20 =		X \$ 18.00	\$																																																																
Independent Claims	6 - 3 =	3	X \$ 80.00	\$240.00																																																																
Multiple dependent claim(s)(if applicable)			+ \$270.00	\$																																																																
<b>TOTAL OF ABOVE CALCULATIONS =</b>				\$1,100.00																																																																
Reduction by 1/2 for filing by small entity, if applicable.				-	\$																																																															
<b>SUBTOTAL =</b>				\$																																																																
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)).				+	\$																																																															
<b>TOTAL NATIONAL FEE =</b>				\$1,100.00																																																																
				Amount to be refunded	\$																																																															
				Charged	\$																																																															

a. <input checked="" type="checkbox"/> Check No. <u>115441</u> in the amount of <u>\$1,100.00</u> to cover the above fees is enclosed. b. <input type="checkbox"/> Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees. A duplicate copy of this sheet is enclosed. c. <input checked="" type="checkbox"/> The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. <u>15-0461</u> . A duplicate copy of this sheet is enclosed.	NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

SEND ALL CORRESPONDENCE TO: OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320	<div style="text-align: center;">         NAME: James A. Oliff        REGISTRATION NUMBER: 27,075     </div> <div style="text-align: center; margin-top: 20px;">       NAME: Thu A. Dang        REGISTRATION NUMBER: 41,544     </div>
------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

09/743768

500 Rec'd PCT/PTO 1 6 JAN 2001

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Ryo ISHII and Akihiko ITO

Application No.: U.S. National Stage of PCT/JP00/03116

Filed: January 16, 2001

Docket No.: 108101

For: DRIVING METHOD FOR DRIVING ELECTRO-OPTICAL DEVICE,  
DRIVING CIRCUIT, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC  
EQUIPMENT

PRELIMINARY AMENDMENT

Director of the U.S. Patent and Trademark Office  
Washington, D. C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

IN THE DRAWINGS:

Please amend Fig. 14 as set forth in the attached Request for Approval of Drawing  
Corrections.

IN THE ABSTRACT:

Please substitute the attached Abstract for the Abstract currently in the application.

IN THE SPECIFICATION:

Please amend the specification as follows:

Page 1, line 1, delete "DESCRIPTION";

line 5, change "[Technical Field]" to --BACKGROUND OF THE

INVENTION--;

09743768-030701

between lines 5 and 6, insert --1. Field of the Invention--; and

line 10, change "[Background Art]" to --2. Description of Related Art -

-.

Page 2, between lines 6 and 7, insert --SUMMARY OF THE INVENTION--;

and

delete lines 20-21.

Page 7, line 20, change "[Brief Description of the Drawings]" to --BRIEF DESCRIPTION OF THE DRAWINGS--.

Page 8, delete lines 25-33.

Page 9, delete lines 1-12; and

line 14, change "[Best Mode for Carrying out the Invention]" to --

DETAILED DESCRIPTION OF THE EMBODIMENTS--.

Page 25, line 19, change "A-A' " to --XV-XV'--.

IN THE CLAIMS:

Please amend claims 1-14 as follows:

1. (Amended) A driving method for driving an electro-optical device having a matrix of pixels in a plurality of driving fields to display an image with gray scale, the method comprising the steps of:

dividing each driving field into a plurality of subfields; and

applying each pixel with a voltage that sets the pixels to an ON state on a subfield-by-subfield basis or a voltage that sets the pixels to an OFF state on a subfield-by-subfield basis so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to the gray scale level of the pixel.

2. (Amended) The driving method for driving an electro-optical device according to claim 1, [wherein time lengths] of the subfields divided from one field [are] having time lengths long enough so as to feed different root-mean-square voltages to different subfields.

3. (Amended) A driving method for driving an electro-optical device having a matrix of pixels in a plurality of driving fields to display an image with gray scale, the method comprising the steps of:

dividing each driving field into a plurality of subfields;

setting each pixel to an ON state or an OFF state during a first subfield; and

controlling the pixel depending on a gray scale level of the pixel as to whether to remain in the ON state or the OFF state of the pixels during a subsequent subfield.

4. (Amended) The driving method for driving an electro-optical device, according to [one of claims 1 through 3, wherein] claim 3, each pixel [is] being arranged so as to correspond to an intersection where one of a plurality of scanning lines and one of a plurality of data lines cross, and [is] being set to the ON state or to the OFF state depending on a voltage applied to the data line when the scanning line is supplied with a scanning signal,

the scanning signal [is] being supplied to the scanning lines on a subfield-by-subfield basis, and

a binary signal for commanding the pixel to be set to the ON state or the OFF state [is] being fed to the data line of the pixel when the scanning line of the pixel is supplied with the scanning signal.

5. (Amended) A driving circuit of an electro-optical device for driving pixels in a plurality of driving fields, comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, and a

switching element for controlling a voltage applied to each pixel electrode, the driving circuit comprising:

a scanning line driving circuit [for supplying] that supplies the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one driving field; and

a data line driving circuit [for supplying] that supplies the data line of the pixel with a binary signal commanding the pixel to be set to an ON state or an OFF state for a period during which the scanning line of the pixel is supplied with the scanning signal,

[wherein] the binary signal [is] being a command signal to set the pixel to the ON state or to the OFF state so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to a gray scale level of each pixel.

6. (Amended) A driving circuit of an electro-optical device for driving pixels in a plurality of driving fields, comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, and a switching element for controlling a voltage applied to each pixel electrode, the driving circuit comprising:

a scanning line driving circuit [for supplying] that supplies the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one driving field; and

a data line driving circuit [for supplying] that supplies the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal,

[wherein] the binary signal [commands] commanding the pixels to be set to an ON state or an OFF state during a first subfield, and [commands] commanding the pixels as to whether to remain in the ON state or the OFF state during a subsequent subfield.

7. (Amended) The driving circuit of an electro-optical device according to [one of claims 5 and 6, wherein] claim 6, the data line driving circuit further [comprises] comprising:

a shift register [for] that sequentially [shifting] shifts and [outputting] outputs a latch pulse signal, supplied at the start of a horizontal scanning period, in response to a clock signal;

a first latch circuit [for] that sequentially [latching] latches the binary signal in response to the shifted signal provided by the shift register; and

a second latch circuit which latches the binary signal, latched by the first latch circuit, in response to the latch pulse signal while simultaneously outputting the latched binary signals to corresponding data lines.

8. (Amended) The driving circuit of an electro-optical device according to claim 7, [wherein] the first latch circuit simultaneously [latches] latching the binary signals, which are branched into a plurality of lines from a single line, in response to the shifted signal provided by the shift register.

9. (Amended) The driving circuit of an electro-optical device according to claim 7, comprising a clock signal supply control circuit, [wherein] the clock signal supply control circuit [stops] stopping supply of the clock signal to the shift register after the scanning line driving circuit supplies all scanning lines with the scanning signal in one subfield, and [restarts] restarting the supply of the clock signal at a start of a subsequent subfield.

10. (Amended) An electro-optical device, comprising:

a pixel comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, a switching element [for controlling] that controls a voltage applied to each pixel electrode, and a counter electrode arranged to be opposed to the pixel electrode;

a scanning line driving circuit [for supplying] that supplies the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one driving field of a plurality of driving fields; and

a data line driving circuit [for supplying] that supplies the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal,

[wherein] the binary signal [is] being a command signal to set the pixels to an ON state or to an OFF state so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to a gray scale level of the pixel.

11. (Amended) An electro-optical device, comprising:

a pixel comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, a switching element [for controlling] that controls a voltage applied to each pixel electrode, and a counter electrode arranged to be opposed to the pixel electrode;

a scanning line driving circuit [for supplying] that supplies the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one driving field of a plurality of driving fields; and



a data line driving circuit [for supplying] that supplies the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal,

[wherein] the binary signal [commands] commanding the pixel to be set to an ON state or an OFF state during a first subfield, and [commands] commanding the pixel as to whether to remain in the ON state or the OFF state of the pixel during a subsequent subfield.

12. (Amended) The electro-optical device according to [one of claims 10 and 11, wherein] claim 11, the binary signal [is] being shifted in level in response to a level of a voltage applied to the counter electrode.

13. (Amended) The electro-optical device according to [one of claims 10 through 12, wherein] claim 12, an element substrate on which the pixel electrode and the switching element are formed [is] being fabricated of a semiconductor substrate, and

[wherein] the scanning line driving circuit and the data line driving circuit [are] being produced on the element substrate, and [wherein] the pixel electrode [has] having reflectivity.

14. (Amended) Electronic equipment comprising the electro-optical device according to [one of claims 10 through 13] claim 11.


#### REMARKS

Claims 1-14 are pending. By this Amendment, the abstract, the specification and claims 1-14 are amended to better conform to U.S. practice and for clarity. No new matter is added.

The above amendments place the application in even better condition for initial examination. Prompt consideration and allowance in due courses are earnestly solicited.

Should the Examiner believe that anything further is desirable to place the application in even better condition for allowance, the Examiner is invited to contact Applicants' undersigned representative at the telephone number listed below.

Respectfully submitted,



James A. Oliff  
Registration No. 27,075

Thu Anh Dang  
Registration No. 41,544

JAO:TAD/kaf

Date: January 16, 2001

**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

DEPOSIT ACCOUNT USE AUTHORIZATION Please grant any extension necessary for entry; Charge any fee due to our Deposit Account No. 15-0461
--------------------------------------------------------------------------------------------------------------------------------------------------------

0943758-030701  
T020E0" 892E460

ABSTRACT OF THE DISCLOSURE

A signal applied to a data line is binarized to provide a high-quality gray scale presentation. To provide eight gray scales, for example, one field is divided into seven subfields in accordance with gray scale characteristics of an electro-optical device. Pixels are turned on or off by writing a high-level or a low-level signal thereon in a first subfield. In subsequent subfields, high-level or low-level signals are written depending on the gray scale level of each pixel to control the ratio of the on period of the pixels to the off period of the pixels in one field.

09743768.030701

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Ryo ISHII and Akihiko ITO

Application No.: U.S. National Stage of PCT/JP00/03116

Filed: January 16, 2001

Docket No.: 108101

For: DRIVING METHOD FOR DRIVING ELECTRO-OPTICAL DEVICE,  
DRIVING CIRCUIT, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC  
EQUIPMENT

**REQUEST FOR APPROVAL OF DRAWING CORRECTIONS**


Director of the U.S. Patent and Trademark Office  
Washington, D. C. 20231

Sir:

The Examiner is requested to review and approve the proposed corrections to Figure 14 marked in red on the attached copy of such drawing figure.

Upon approval by the Examiner, and upon allowance of this application, the formal drawings will be corrected.

Respectfully submitted,

  
James A. Oliff  
Registration No. 27,075

Thu Anh Dang  
Registration No. 41,544


JAO:TAD/kaf

Date: January 16, 2001


**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

09/743768

[FIG. 14]



[FIG. 15]



## DESCRIPTION

DRIVING METHOD FOR DRIVING ELECTRO-OPTICAL DEVICE, DRIVING  
CIRCUIT, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC EQUIPMENT

## 5 [Technical Field]

The present invention relates to a driving method for driving an electro-optical device that performs gray scale display control through pulse-width modulation, a driving circuit for the electro-optical device, and electronic equipment.

## 10 [Background Art]

Electro-optical devices, such as a liquid-crystal display device employing a liquid crystal as an electro-optical material, are now replacing cathode ray tubes (CRTs), and are widely used as a display of a variety of information processing apparatuses or of wall-mounted television sets.

15 A conventional electro-optical device typically includes an element substrate on which a matrix of pixel electrodes and switching elements, such as TFTs (Thin-Film Transistors), respectively connected to the pixel electrodes, are formed, an opposite substrate on which an opposite electrode, opposed to the pixel electrodes, is formed, and a liquid crystal, as an electro-optical material, encapsulated between the  
20 two substrates. With this arrangement, when a scanning signal is applied to the switching element through a scanning line, the switching element becomes conductive. When the pixel electrode is applied with an image signal having a voltage responsive to the gray scale thereof through a data line during the conductive state of the switching element, a charge responsive to the voltage of the image signal  
25 is stored in a liquid crystal layer between the pixel electrode and the counter electrode. Even if the switching element is turned off subsequent to the storage of the charge, the storage of the charge is maintained in the liquid crystal layer by capacitance of the liquid crystal itself and a storage capacitor formed between the two substrates. When  
30 each switching element is driven and the stored charge is controlled in accordance with the gray scale, the alignment of the liquid crystal in each pixel changes, and brightness can be controlled from pixel to pixel. A gray scale display thus results.

Since a period of time during which the charge is stored in the liquid crystal layer in each pixel is part of a scanning period, a time-division multiplex driving

method becomes possible in which a plurality of pixels share the same scanning line or the same data line. In this driving method, first, a scanning line driving circuit sequentially selects the scanning lines, second, a data line driving circuit sequentially selects the data lines during a selection period of the scanning line, and third, the selected data line thus samples the image signal having a voltage responsive to the gray scale thereof.

The image signal applied to the data line has a voltage responsive to the gray scale thereof, i.e., is an analog signal. For this reason, the electro-optical device requires peripheral circuits such as a digital-to-analog converter, and an operational amplifier, and the overall cost of the device is increased. Due to nonuniformities in the characteristics of the digital-to-analog converter and the operational amplifier, and resistance of a variety of lines, display nonuniformities arise. Presenting a high-quality image becomes difficult. Such nonuniformities becomes pronounced particularly when a high-definition display is presented.

In view of the problems, the present invention has been developed, and it is an object of the present invention to provide an electro-optical device that offers a high-quality and high-definition gray scale display, a method for driving the electro-optical device, a driving circuit for driving the electro-optical device, and electronic equipment incorporating the electro-optical device.

#### [Disclosure of the Invention]

To achieve the above object, a first invention relates to a driving method for driving an electro-optical device having a matrix of pixels to display an image with gray scale, and includes the steps of dividing each field into a plurality of subfields, and supplying each pixel with a voltage that sets the pixels to an ON state on a subfield-by-subfield basis or a voltage that sets the pixels to an OFF state on a subfield-by-subfield basis so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to the gray scale level of the pixel.

In the first invention, time lengths of subfields divided from one field are long enough so as to feed different root-mean-square voltages to the pixels every different subfields.

A second invention relates to a driving method for driving an electro-optical device having a matrix of pixels to display an image with gray scale, and includes the steps of dividing each field into a plurality of subfields, setting the pixels to an ON state or an OFF state during a first subfield, and controlling each pixel depending on the gray scale level of the pixel as to whether to remain in the ON state or the OFF state of the pixels during subsequent subfields.

In accordance with the first invention and the second invention, the on (off) period of the pixel is pulse-width modulated with the gray scale level of the pixel during one field, and gray scale display is thus controlled by a root-mean-square value. In each subfield, it suffices to command each pixel to turn on or off, and as a command signal to each pixel, a binary signal (i.e., a digital signal which takes only two levels of a high level and a low level) is used. In the first invention and the second invention, the signal applied to the pixel is a digital signal, and display nonuniformities due to irregularities in element characteristics and wiring resistance are controlled. A high-quality and high-definition gray scale display thus results.

In the context of the present invention, one field refers to a period of time required to form one raster image which is obtained by performing a horizontal scanning and a vertical scanning respectively in synchronization with a horizontal scanning signal and a vertical scanning signal. Therefore, one frame in a non-interlace system is thus treated as one field in the context of the present invention.

In one embodiment of the first invention or the second invention, each pixel is arranged as to correspond to an intersection where one of a plurality of scanning lines and one of a plurality of data lines cross, and is set to the ON state or to the OFF state depending on a voltage supplied to the data line for a period during which the scanning line is applied with a scanning signal, the scanning signal is supplied to the scanning lines on a subfield-by-subfield basis, and a binary signal for commanding the pixel to be set to the ON state or the OFF state is fed to the data line of the pixel for a period during which the scanning line of the pixel is supplied with the scanning signal. In this embodiment, when the scanning line is supplied with the scanning signal and when the data line, perpendicular to the scanning line, is supplied with the binary signal, the pixel corresponding to that intersection is turned on and off in response to the binary signal. In this embodiment, this operation is performed on all pixels.



To achieve the above object, a third embodiment relates to a driving circuit of an electro-optical device for driving pixels including a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, and a switching element for controlling a voltage supplied to each pixel electrode, and the driving circuit includes a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field, and a data line driving circuit for supplying the data line of the pixel with a binary signal commanding the pixel to be set to the ON state or the OFF state for a period during which the scanning line of the pixel is supplied with the scanning signal, wherein the binary signal is a command signal to set the pixel to the ON state or to the OFF state so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to the gray scale level of the pixel.

A fourth invention relates to a driving circuit of an electro-optical device for driving pixels including a pixel electrode at each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, and a switching element for controlling a voltage supplied to each pixel electrode, and the driving circuit includes a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field, and a data line driving circuit for supplying the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal, wherein the binary signal commands the pixels to be set to an ON state or an OFF state during a first subfield, and commands the pixels as to whether to remain in the ON state or the OFF state during a subsequent subfield.

Like the first and second inventions, the third and fourth inventions apply a digital signal to each pixel, and display nonuniformities due to irregularities in element characteristics and wiring resistance are controlled. A high-quality and high-definition gray scale display thus results.

In accordance with the third and fourth inventions, preferably, the data line driving circuit further includes a shift register for sequentially shifting a latch pulse signal, supplied at the start of a horizontal scanning period, in response to a clock signal, a first latch circuit for sequentially latching the binary signal in response to the

shifted signal provided by the shift register, and a second latch circuit which latches the binary signal, latched by the first latch circuit, in response to the latch pulse signal while simultaneously outputting the latched binary signals to the corresponding data lines. Since one field is divided into a plurality of subfields in this invention, a write time to each pixel could be insufficient when a binary signal is supplied in a point at a time scanning in each subfield. With this arrangement, before the binary signal is fed to the data lines, the first latch circuit latches in a point at a time scanning, and all latched signals are then latched at a time by the second latch circuit in response to the latch pulse signal that is supplied at the start of the horizontal scanning period and are then supplied to the data lines. With this arrangement, one horizontal scanning period, which is a relatively long time, is assured as the write time for the pixels.

With this arrangement, preferably, the first latch circuit simultaneously latches the binary signals, which are branched into a plurality of lines from a single line, in response to the shifted signal provided by the shift register. In this arrangement, a number of stages of the shift register is reduced, and a period of time the first latch circuit requires to latch the binary signals is thus reduced.

With the shift register incorporated in the data line driving circuit, the electro-optical device preferably includes a clock signal supply control circuit, which stops the supply of the clock signal to the shift register after the scanning line driving circuit supplies all scanning lines with the scanning signal in one subfield, and restarts the supply of the clock signal at the start of a subsequent subfield. Since the shift register typically includes a number of clocked inverters which receive the clock signal at the gates thereof, the shift register works as a capacitive load if viewed from the source side of the clock signal. There is no need for operating the shift register on the data line side for a period from "when the scanning line driving circuit has fed the scanning signal to all scanning lines" to "when a next subfield starts". The clock signal supply control circuit thus stops the supply of the clock signal to the shift register for this period, thereby reducing the power consumed by the capacitive load of the shift register.

To achieve the above object, a fifth invention relates to an electro-optical device and includes a pixel including a pixel electrode at each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, a switching element for controlling a voltage applied to each pixel electrode, and a

counter electrode arranged to be opposed to the pixel electrode, a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field, and a data line driving circuit for supplying the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal, wherein the binary signal is a command signal to set the pixels to the ON state or to the OFF state so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to the gray scale level of the pixel.

A sixth invention relates to an electro-optical device and includes a pixel including a pixel electrode at each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, a switching element for controlling a voltage applied to each pixel electrode, and a counter electrode arranged to be opposed to the pixel electrode, a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field, and a data line driving circuit for supplying the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal, wherein the binary signal commands the pixel to be set to an ON state or an OFF state during a first subfield, and commands the pixel as to whether to remain in the ON state or the OFF state of the pixel during a subsequent subfield.

Like the first and second inventions, the fifth and sixth inventions apply a digital signal to each pixel, and display nonuniformities due to irregularities in element characteristics and wiring resistance are controlled. A high-quality and high-definition gray scale display thus results.

In the fifth and sixth inventions, the binary signal is preferably shifted in level in response to the level of a voltage applied to the counter electrode. With this arrangement, the counter electrode is biased to one level at one time and to the other level at other times. With respect to a reference point set to an intermediate level between the two levels, the voltage applied to the pixel is inverted in polarity when the counter electrode is shifted from the one level to the other, but the absolute values of the voltage of the pixel remains unchanged. This arrangement prevents a direct

current component from being applied to the electro-optical material encapsulated between the pixel electrode and the counter electrode.

In one embodiment of the fifth invention or the sixth invention, preferably, an element substrate on which the pixel electrode and the switching element are formed is fabricated of a semiconductor substrate, the scanning line driving circuit and the data line driving circuit are produced on the element substrate, and the pixel electrode has reflectivity. With high electron mobility of the semiconductor substrate, the switching element and other elements constituting a driving circuit, formed on the substrate, provide a fast response while permitting a compact design to be introduced. Since the semiconductor substrate is opaque, the electro-optical device is used as a reflective type.

To achieve the above object, a seventh invention relates to electronic equipment, and includes the above-referenced electro-optical device. With neither digital-to-analog converter nor operational amplifier employed, the electro-optical device is free from the characteristics of the digital-to-analog converter and the operational amplifier, and the effect of nonuniformities in wiring resistance. The electronic equipment not only becomes low-cost, but also presents a high-quality and high-definition gray scale display.

#### [Brief Description of the Drawings]

FIG. 1 is a block diagram showing the electrical construction of an electro-optical device of one embodiment of the present invention.

FIGS. 2(a) and 2(b) are circuit diagrams of one embodiment of a pixel of the electro-optical device.

FIG. 3 is a block diagram showing the construction of a data line driving circuit in the electro-optical device.

FIG. 4(a) is a graph showing voltage-transmittance ratio characteristics of the electro-optical device, and FIG. 4(b) is a diagram showing the concept of a subfield in the electro-optical device.

FIGS. 5(a) and 5(b) are tables respectively listing converted content of gray scale data of a data converter circuit in the electro-optical device.

FIG. 6 is a timing diagram showing the operation of the electro-optical device.

FIG. 7 is a timing diagram showing a voltage applied to a counter substrate and a voltage applied to a pixel electrode during a field in the electro-optical device.

FIG. 8 is a block diagram showing a modification of the data line driving circuit of the electro-optical device.

5 FIG. 9 is a timing diagram showing the operation of the data line driving circuit in accordance with the modification.

FIG. 10 is a circuit diagram showing a clock signal supply control circuit in a modification of the electro-optical device.

10 FIG. 11 is a timing diagram showing the operation of the clock signal supply control circuit.

FIGS. 12(a) and 12(b) are tables respectively listing converted content of gray scale data of a data converter circuit in the electro-optical device.

15 FIG. 13 is a timing diagram showing a voltage applied to a counter substrate and a voltage applied to a pixel electrode during a field in the modification of the electro-optical device.

FIG. 14 is a plan view showing the construction of the electro-optical device.

FIG. 15 is a sectional view showing the construction of the electro-optical device.

20 FIG. 16 is a sectional view showing the construction of a projector which is one example of electronic equipment incorporating the electro-optical device.

FIG. 17 is a perspective view showing a personal computer as one example of electronic equipment incorporating the electro-optical device.

FIG. 18 is a perspective view showing a portable telephone as one example of electronic equipment incorporating the electro-optical device.

25

#### Reference numerals

100... Electro-optical device

101... Element substrate

101a... Display area

30 102... Counter substrate

105... Liquid crystal (electro-optical material)

108... Counter electrode

112... Scanning line

- 114... Data line  
 116... Transistor  
 118... Pixel electrode  
 119... Storage capacitor  
 5 130... Scanning line driving circuit  
 140... Data line driving circuit  
 1410... X shift register  
 1420... First latch circuit  
 1430... Second latch circuit  
 10 200... Timing signal generator circuit  
 300... Data converter circuit  
 400... Clock signal supply control circuit

[Best Mode for Carrying out the Invention]

- 15 The embodiments of the present invention are now discussed, referring to the drawings. The electro-optical device of the embodiments is a liquid crystal device employing a liquid crystal as an electro-optical material, and as will be discussed later, an element substrate and a counter substrate are arranged to be opposed to each other with a constant gap maintained therebetween, and the liquid crystal as the electro-  
 20 optical material is encapsulated therebetween. The electro-optical device of the embodiments employs a semiconductor substrate as the element substrate, and peripheral driving circuits are produced on the element substrate together with transistors driving pixels.

<Electrical construction>

- 25 FIG. 1 is a block diagram showing the electrical construction of the electro-optical device. As shown, a timing signal generator circuit 200 generates a variety of timing signals and clock signals to be discussed later, in response to a vertical scanning signal Vs, a horizontal scanning signal Hs, and a dot clock signal DCLK supplied by an unshown control unit. First, an alternating driving signal FR, inverted in polarity every field (every frame), is applied to the counter electrode formed on the  
 30 counter substrate. Second, a start pulse DY is a pulse signal that is output first in each of subfields into which one field is divided, as will be described later. Third, a clock signal CLY is a signal that defines a horizontal scanning period of a scanning side (Y

side). Fourth, a latch pulse LP is a pulse signal, which is output first in a horizontal scanning period, is output during a level transition (i.e., at a rising edge or a falling edge) of the clock signal CLY. Fifth, a clock signal CLX is a signal that defines a so-called dot clock.

5           A plurality of scanning lines 112 extend on a display area 101a on the element substrate in the X (row) direction, and a plurality of data lines 114 extend on the display area 101a in the Y (column) direction. A matrix of pixels 110 is arranged, each pixel at an intersection of one scanning line 112 and one data line 114. For simplicity of discussion, in this embodiment, a number of total scanning lines 112 is set to be m, and a number of total data lines 114 is set to be n (each of m and n is an integer greater than 1). The present invention is discussed in connection with a matrix-type display having a matrix of m rows by n columns, but this is not intended to limit the present invention to this arrangement.

10           A specific construction of the pixel 110 is shown in FIG. 2(a). In this construction, a (MOSFET) transistor 116 is configured with the gate thereof connected to the scanning line 112, with the source thereof connected to the data line 114, and the drain thereof connected to the pixel electrode 118, and a liquid crystal 105 as an electro-optical material is encapsulated between pixel electrodes 118 and a counter electrode 108, thereby forming a liquid-crystal layer. As will be discussed later, the counter electrode 108 is a transparent electrode that fully covers the counter substrate in a manner such that the counter electrode 108 is opposed to the pixel electrodes 118.

15           In typical electro-optical devices, the counter electrode 108 is maintained at a constant voltage, but in the electro-optical device of this embodiment, the alternating driving signal FR is applied to invert the polarity of the counter electrode 108 every field. A storage capacitor 119 is formed between the pixel electrode 118 and ground potential GND, thereby preventing leakage of charge stored in the liquid-crystal layer.

20           Since the arrangement shown in FIG. 2(a) employs a single channel type as the transistor 116, the effect of an offset voltage needs to be considered to compensate for a drop in a voltage applied to the pixel electrode 118 caused by a parasitic capacitor formed between the gate and the drain of the transistor 116. If the pixel includes a P-channel transistor and an N-channel transistor configured in a complementary fashion as shown in FIG. 2(b), the effect of the offset voltage is canceled out. However, since

the complementary construction requires that voltages mutually opposite in phase be supplied as the scanning signal, a single pixel 110 needs two scanning lines 112a and 112b.

The construction of the pixel is not limited to the ones shown in FIG. 2(a) and FIG. 2(b). A memory cell, such as an SRAM, is formed in each pixel using a transistor and a resistor, and the pixel may be thus controlled to an ON state or an OFF state in response to the data of a high level or a low level written onto the memory cell. Such an arrangement advantageously eliminates the need for addressing all pixels on a subfield by subfield basis as will be discussed later. Specifically, it suffices to supply a scanning signal to a scanning line which is connected to the pixel having data which need to be updated in the memory thereof, rather than supplying the scanning signal to all scanning lines.

Returning to FIG. 1, a scanning line driving circuit 130 is a so-called Y shift register, and transfers the start pulse DY, which is supplied first in a subfield, to the scanning lines 112 as scanning signals G1, G2, G3, ..., Gm in response to the clock signal CLY.

A data line driving circuit 140 sequentially latches n binary signals Ds, a number of which equals the number of the data lines 114, during one horizontal scanning period, and then respectively supplies latched data signals d1, d2, d3, ..., dn to the corresponding data lines 114 at a time during a next horizontal scanning period. The specific construction of the data line driving circuit 140 is shown in FIG. 3. Specifically, the data line driving circuit 140 includes an X shift register 1410, a first latch circuit 1420, and a second latch circuit 1430. The X shift register 1410 transfers the latch pulse LP, which is supplied at the start of the horizontal scanning period, in response to the clock signal CLX, thereby sequentially supplying latch signals S1, S2, S3, ..., Sn. The first latch circuit 1420 sequentially latches the binary signal Ds at the falling edges of the latch signals S1, S2, S3, ..., Sn. The second latch circuit 1430 simultaneously latches the binary signals Ds, latched by the first latch circuit 1420, at the falling edge of the latch pulse LP, while feeding data signals d1, d2, d3, ..., dn to the respective data lines 114.

Before discussing the data converter circuit 300, the concept of the subfield in the electro-optical device of this embodiment is discussed. The relationship between the voltage applied to the liquid-crystal layer and a relative transmittance (or



reflectance) ratio of the liquid-crystal layer is something like the one shown in FIG. 4(a) in a normally-black mode which presents a black display with no voltage applied in the liquid-crystal device employing a liquid crystal as an electro-optical material. The relative transmittance ratio refers to the one normalized with the minimum and the maximum of transmitted light quantity respectively set to zero % and 100 %.

Referring to FIG. 4(a), the transmittance ratio of the liquid-crystal device is zero % when the voltage applied to the liquid-crystal layer is smaller than a threshold voltage  $V_{TH1}$ . The transmittance ratio increases nonlinearly with the applied voltage when the applied voltage is not lower than the threshold voltage  $V_{TH1}$  but not higher than a saturation voltage  $V_{TH2}$  ( $=V_7$ ). When the applied voltage is higher than the saturation voltage  $V_{TH2}$ , the transmittance ratio stays at a constant regardless of the applied voltage. When defining the transmittance (reflectance) ratio of the liquid-crystal device, a pair of polarizer means or a single polarizer means is accounted for.

It is assumed that the electro-optical device of this embodiment presents an eight-gray scale display, and that gray scale (shading) data represented by three bits indicates a transmittance ratio thereof. In this case, let  $V_0$ - $V_7$  represent voltages applied to the liquid-crystal layer at respective transmittance ratios. Conventionally, these voltages  $V_0$ - $V_7$  are directly applied to the liquid-crystal layer. At voltages  $V_1$ - $V_6$  corresponding to intermediate gray scales, nonuniformities are likely to occur between pixels because of the characteristics of analog circuits, such as a digital-to-analog converter and an operational amplifier, and variations in wiring resistances. An electro-optical device having such a conventional construction has difficulty in the presentation of a high-quality and high-definition gray scale display.

First, the electro-optical device of this embodiment uses only two voltages  $V_0$  ( $=0$ ) and  $V_7$  to be applied to the liquid-crystal layer. With this arrangement, when the voltage  $V_0$  is applied to the liquid-crystal layer throughout one field, the transmittance ratio becomes zero %, and when the voltage  $V_7$  is applied, the transmittance ratio becomes 100%. Within one field, a ratio of a period during which the voltage  $V_0$  is applied to the liquid-crystal layer to a period during which the voltage  $V_7$  is applied to the liquid-crystal layer is controlled so that a root-mean-square voltage applied to the liquid-crystal layer ranges from  $V_1$  through  $V_6$ . In this way, the gray scale display corresponding to the respective voltage is thus presented. Second, the electro-optical device of this embodiment divides one field into seven segments as shown in FIG.

4(b) to delimit the period during which the voltage V0 is applied to the liquid-crystal layer from the period during which the voltage V7 is applied to the liquid-crystal layer. The seven segments thus delimited are designated subfields Sf1-Sf7 for convenience.

5 Third, the electro-optical device of this embodiment writes the voltage V7 or the voltage V0 to the pixel electrode 118 in accordance with the gray scale data for each of the subfields Sf1-Sf7. For instance, when the gray scale data is (001) (i.e., a gray scale display is presented with a pixel transmittance ratio of 14.3%) and when the voltage of the pixel electrode 118 is V0, the writing of the pixel is performed so  
10 that the voltage of the pixel electrode 118 at the pixel is the voltage V7 at the subfield Sf1 within one field (1f), and that the voltage of the pixel electrode 118 is the voltage V0 at the remaining subfields Sf2-Sf7. The root-mean-square voltage is here determined by averaging squared instantaneous voltage values over one period (one field) and by calculating the square root of the averaged value. If the subfield Sf1 is  
15 set to be a length of  $(V1/V7)^2$  within one field (1f), the root-mean-square value of the voltage applied to the liquid-crystal layer through the writing during one field (1f) becomes V1.

For example, when the gray scale data is (010) (i.e., a gray scale display is presented with a pixel transmittance ratio of 28.6%), and when the voltage of the  
20 counter electrode 108 is V0, the writing of the pixel is performed so that the voltage of the pixel electrode 118 at the pixel is the voltage V7 at the subfields Sf1 and Sf2 within one field (1f), and that the voltage of the pixel electrode 118 is the voltage V0 at the remaining subfields Sf3-Sf7. If the subfields Sf1 and Sf2 are set to be a length of  $(V2/V7)^2$  within one field (1f), the root-mean-square value of the voltage applied to  
25 the liquid-crystal layer through the writing during one field (1f) becomes V2. Since the subfield Sf1 is set to be  $(V1/V7)^2$  as already discussed, the subfield Sf2 is set to be  $(V2/V7)^2 - (V1/V7)^2$ .

Similarly, when the gray scale data is (011) (i.e., a gray scale display is presented with a pixel transmittance ratio of 42.9%), and when the voltage of the  
30 counter electrode 108 is V0, the writing of the pixel is performed so that the voltage of the pixel electrode 118 at the pixel is the voltage V7 at the subfields Sf1-Sf3 within one field (1f), and that the voltage of the pixel electrode 118 is the voltage V0 at the remaining subfields Sf4-Sf7. If the subfields Sf1-Sf3 are set to be a length of

$(V3/V7)^2$  within one field (1f), the root-mean-square value of the voltage applied to the liquid-crystal layer through the writing during one field (1f) becomes V3. Since the subfields Sf1-Sf2 are set to be  $(V2/V7)^2$  as already discussed, the subfield Sf3 is set to be  $(V3/V7)^2 - (V2/V7)^2$ .

5           The segments of the remaining subfields Sf4-Sf6 are similarly determined. Finally, the subfield Sf7 is set to be a segment of  $(V7/V7)^2 - (V6/V7)^2$ . A similar writing process is performed for the remaining gray scale data.

10           The subfields Sf1-Sf7 are thus determined. When the writing corresponding to the gray scale data is performed, the gray scale display corresponding to each transmittance ratio becomes possible even though the voltages applied to the liquid-crystal layer are only V0 and V7. For convenience of explanation, a logical amplitude of the applied voltage is so set that the voltage V7 has a high level and that the voltage V0 has a low level.

15           The gray scale data for each pixel needs to be converted in one way or another to write a high level or a low level in accordance with gray scales during each of the subfields Sf1-Sf7. The data converter circuit 300 shown in FIG. 1 does this conversion. Specifically, the data converter circuit 300 converts three-bit gray scale data D0-D2, for each pixel and supplied in synchronization with the vertical scanning signal Vs, the horizontal scanning signal Hs, and the dot clock signal DCLK, into  
20           binary signals Ds for each of the subfields Sf1-Sf7.

25           The data converter circuit 300 needs an arrangement which identifies a subfield within one field. Such an arrangement works to identify the subfield in the following way. Specifically, the data converter circuit 300 may include a 3-bit counter for counting the clock signal CLY with an initial value "1" preset by the start pulse DY as an enable signal. In other words, a septenary counter for counting the start pulse DY is arranged, and a current subfield is identified by referencing the count of the counter.

30           Since this embodiment employs the alternating driving method, the voltage of the counter electrode 108 is inverted in polarity every field by the alternating driving signal FR. The data converter circuit 300 may include a counter which counts the start pulse DY while resetting the count thereof at the level transition (the rising edge or the falling edge) of the alternating driving signal FR. The current subfield is thus identified by referencing the count of the counter.

Furthermore, the data converter circuit 300 needs to convert the gray scale data D0-D2 into the binary signals Ds in response to the level of the alternating driving signal FR. Specifically, the data converter circuit 300 outputs the binary signals Ds corresponding to the gray scale data D0-D2 as listed in FIG. 5(a) when the alternating driving signal FR is at a low level. The data converter circuit 300 outputs the binary signals Ds as listed in FIG. 5(b) when the alternating driving signal FR is at a high level.

Since the binary signals Ds need to be output in synchronization with the operation of the scanning line driving circuit 130 and the data line driving circuit 140, the data converter circuit 300 receives the start pulse DY, the clock signal CLY synchronized with the horizontal scanning, the latch pulse LP that defines the start of the horizontal scanning, and the clock signal CLX corresponding to the dot clock signal. As discussed above, after the first latch circuit 1420 latches the binary signal in a point at a time scanning in one horizontal scanning period in the data line driving circuit 140, the second latch circuit 1430 simultaneously latches the data latched by the first latch circuit 1420 in response to the latch pulse LP, thereby simultaneously feeding the data signals d1, d2, d3,..., dn to the data lines 114. For this reason, the data converter circuit 300 is designed to output the binary signals Ds at a timing which is in advance of the operation of the scanning line driving circuit 130 and the data line driving circuit 140 by one horizontal scanning period.

In the above embodiment, the scanning line driving circuit 130 and the data line driving circuit 140 (or one of these circuits) are preferably fabricated of transistors which are produced together with the transistors 116 within the pixels 110 on the element substrate. When the element substrate is a semiconductor substrate, the transistor may be a MOS transistor. When the element substrate is an insulator substrate such as a glass substrate, the transistor may be a thin-film transistor.

#### <Operation>

The operation of the electro-optical device of the above embodiment is now discussed. FIG. 6 is a timing diagram showing the operation of the electro-optical device.

The alternating driving signal FR, shifted in level every field (1f), is applied to the counter electrode 108. The start pulse DY is supplied at the start of any of the subfields into which one field (1f) is divided and which have lengths responsive to the

magnitudes of the voltages V2-V6 that define the transmittance ratios at the gray scales.

When the start pulse DY for defining the start of the subfield Sfl is supplied in one field (1f) with the alternating driving signal FR at a low level, the scanning  
 5 signals G1, G2, G3,..., Gm are sequentially output for a period (1 Va) in response to the clock signal CLY in the scanning line driving circuit 130 (see FIG. 1). The period (1 Va) is set to be shorter in length than the shortest subfield.

The scanning signals G1, G2, G3,..., Gm have respectively a pulse width equal to half the period of the clock signal CLY. The scanning signal G1, corresponding to  
 10 a first scanning line 112 from the top, is output with at least a delay of half the period of the clock signal CLY from the rising edge of the clock signal CLY subsequent to the supply of the start pulse DY. One shot (G0) of the latch pulse LP is fed to the data line driving circuit 140 from the supply of the start pulse DY at the start of a subfield to the output of the scanning signal G1.

The supply of the one shot (G0) of the latch pulse LP is now considered.  
 15 When the one shot (G0) of the latch pulse LP is supplied to the data line driving circuit 140, the data line driving circuit 140 (see FIG. 3) transfers the one shot (G0) therewithin in synchronization with the clock signal CLX, thereby sequentially outputting the latch signals S1, S2, S3,..., Sn for the horizontal scanning period (1H).  
 20 Each of the latch signals S1, S2, S3,..., Sn has a pulse width equal to half the period of the clock signal CLX.

At the falling edge of the latch signal S1, the first latch circuit 1420 shown in FIG. 3 latches the binary data Ds to the pixel 110 at an intersection of the first  
 25 scanning line 112 from the top and the first data line 114 from the left. At the falling edge of the latch signal S2, the first latch circuit 1420 latches the binary data Ds to the pixel 110 at an intersection of the first scanning line 112 from the top and the second data line 114 from the left. Similarly, the first latch circuit 1420 latches the binary signal Ds to the pixel 110 at an intersection of the first scanning line 112 for the top and the n-th data line 114 from the left.

30 In this way, the first latch circuit 1420 sequentially latches the binary signals Ds for pixels of one row that intersect the first scanning line 112 from the top as shown in FIG. 1, in a point at a time scanning. The data converter circuit 300 converts and outputs the gray scale data D0-D2 for the pixels into the binary signals

Ds in synchronization with the latching of the first latch circuit 1420. Since the alternating driving signal FR is here at a low level, the table listed in FIG. 5(a) is referenced, and the binary signals Ds corresponding to the subfield Sf1 are output in response to the gray scale data D0-D2.

5           When the scanning signal G1 is output with the clock signal CLY falling, the first scanning line 112 from the top is selected. As a result, the transistors 116 of the pixels 110 intersecting the scanning line 112 are all turned on. In response to the falling edge of the clock signal CLY, the latch pulse LP is output. At the timing of the falling edge of the latch pulse LP, the second latch circuit 1430 simultaneously  
10           feeds the binary signals Ds, which have been sequentially latched by the first latch circuit 1420 in a point at a time scanning, to the corresponding data lines 114 as the data signals d1, d2, d3,..., dn. At the first row of pixels 110 from the top, the writing of the data signals d1, d2, d3,..., dn is simultaneously performed.

          In parallel with this writing, the binary signals Ds for a row of pixels  
15           intersecting the second scanning line 112 from the top shown in FIG. 1 are sequentially latched in a point at a time scanning by the first latch circuit 1420.

          A similar step is repeated until the scanning signal Gm is output to the m-th scanning line 112. Specifically, during one horizontal scanning period (H) within which a scanning signal Gi (i is an integer satisfying the condition of  $1 \leq i \leq m$ ) is  
20           output, the electro-optical device performs in parallel both the writing of data signals d1-dn to an i-th row of pixels 110 corresponding to an i-th scanning line 112 and the successive latching of the binary signals Ds in a point at a time scanning for one row of pixels 112 corresponding to an (i+1)-th scanning line 112. The data written on the pixels 110 is held until a next writing during a next subfield Sf2.

25           A similar operation is repeated each time the start pulse DY defining the start of the subfield is supplied. The data converter circuit 300 (see FIG. 1) references the corresponding subfield of the subfields Sf1-Sf7 when converting the gray scale data D0-D2 to the binary signals Ds.

          When the alternating driving signal FR is level shifted to a high level one field  
30           later, a similar operation is also repeated in each subfield. In this case, however, the table listed in FIG. 5(b) is referenced in the conversion of the gray scale data D0-D2 to the binary signals Ds.

The voltage applied to the liquid-crystal layer in the pixel 110 in the above operation is now discussed. FIG. 7 is a timing diagram showing the gray scale data, and the voltage applied to the pixel electrode 118 in the pixel 110.

When the gray scale data D0-D2 at one pixel is (000) with the alternating driving signal FR at a low level, the conversion of the gray scale data is performed according to the table listed in FIG. 5(a). A low level is written on the pixel electrode 118 at that pixel throughout one field (1f) as shown in FIG. 7. Since the low level is the voltage V0, the root-mean-square voltage applied to the liquid-crystal layer becomes V0. The transmittance ratio of that pixel becomes 0% in association with the gray scale data (000).

When the gray scale data D0-D2 at one pixel is (100) with the alternating driving signal FR at a low level, the conversion of the gray scale data is performed according to the table listed in FIG. 5(a). Referring to FIG. 7, on the pixel electrode 118 at that pixel, a high level is written during subfields Sf1-Sf4 and a low level is written during subsequent subfields Sf5-Sf7. The ratio of the period of the subfields Sf1-Sf4 to the one field (1f) is  $(V4/V7)^2$ , and the voltage V7, which is at a high level, is written throughout this period, and the root-mean-square value of the voltage applied to the pixel electrode 118 of the pixel in one field becomes V4. The transmittance ratio of the pixel is thus 57.1% corresponding to the gray scale data of (100). Further discussion about the remaining gray scale data is omitted.

When the gray scale data D0-D2 is (111) at one pixel, the conversion of the gray scale data is performed according to the table listed in FIG. 5(a). Referring to FIG. 7, on the pixel electrode 118 at that pixel, a high level is written throughout one field (1f). The transmittance ratio of the pixel is thus 100% corresponding to the gray scale data of (111).

When the alternating driving signal FR is at a high level, the pixel electrode 118 is applied with the voltage in level shifted from the one with the alternating driving signal FR at a low level. With respect to an intermediate voltage between the voltage V7, which is at a high level, and the voltage V0, which is at a low level, the voltage applied to the liquid-crystal layer with the alternating driving signal FR at a high level is inverted in polarity from the voltage applied to the liquid-crystal layer with the alternating driving signal FR at a low level. The absolute values of the voltages applied to the liquid-crystal layer are equal. This arrangement prevents a

direct current component from being applied to the liquid-crystal layer, thereby slowing the aging of the liquid crystal 105.

The electro-optical device of this embodiment divides the one field (1f) into the subfields Sf1-Sf7 in accordance with the voltage ratio of the gray scale characteristics, and writes a high level or a low level on a subfield by subfield basis, thereby controlling the root-mean-square voltage in the one field. For this reason, the data signals d1-dn supplied to the data lines 114 are binary, i.e., either a high level (=V7) or a low level (=V0) in this embodiment. The peripheral circuits, such as driving circuits, do not need circuits for processing analog signals, such as a high-precision digital-to-analog converter circuit or an operational amplifier. The circuit arrangement is thus substantially simplified, thereby reducing the overall cost of the device. Since the data signals d1-dn supplied to the data lines 114 are binary, no display nonuniformities occur due to irregularities in element characteristics and wiring resistance. The electro-optical device of this embodiment thus presents a high-quality and high-definition gray scale display.

In the above embodiment, the alternating driving signal FR is level-shifted every field. The present invention is not limited to this method. For example, the alternating driving signal FR may be level-shifted every two or more fields.

<Modification (1)>

In the above embodiment, the writing of the subfield needs to be completed for a short period (1 Va) which is shorter than the shortest subfield. The above embodiment has been discussed in connection with the eight-gray scale display. To increase the number of gray scales to 16 gray scales, 64 gray scales,..., for example, the length of the subfield needs to be shortened to complete the writing of each subfield in an even shorter time.

However, the driving circuits, particularly the X shift register 1410 in the data line driving circuit 140 runs in an operating frequency close to its upper limit, and the number of gray scales cannot be increased in this arrangement. A modification with improvements in this regard is now discussed.

FIG. 8 is a block diagram showing the construction of the data line driving circuit in an electro-optical device in accordance with the modification. As shown, an X shift register 1412 is identical to the X shift register 1410 shown in FIG. 3 in that the latch pulse LP is transferred in synchronization with the clock signal CLX. The



difference of the X shift register 1412 from the X shift register 1410 is that the X shift register 1412 has half the number of stages of the X shift register 1410. Specifically, let  $p$  represent an integer satisfying the condition of  $n=2p$ , and the X shift register 1412 sequentially outputs latch signals  $S1, S2, \dots, Sp$ .

5           In this modification, the binary signals  $Ds$  are distributed in two lines, i.e., binary signals  $Ds1$  to odd-numbered data lines 114 and binary signals  $Ds2$  to even-numbered data lines 114, counted from the left. In a first latch circuit 1422, one latch for latching the binary signal  $Ds1$  corresponding to the odd-numbered data line 114 and one latch for latching the binary signal  $Ds2$  corresponding to the even-numbered  
10           data line 114 are arranged in pairs, and the pair of latches perform latching at the falling edge of the same latch signal.

          As shown in FIG. 9, the data line driving circuit 140 allows each of the latch signals  $S1, S2, S3, \dots$  to concurrently latch the two binary signals  $Ds1$  and  $Ds2$ . The required horizontal scanning period is halved with the frequency of the clock signal  
15           CLX in the above embodiment maintained. The number of stages of the X shift register 1412 is reduced to " $p$ ", which is half the number of the data lines 114, namely, " $n$ ". The construction of the X shift register 1412 can be simplified from that of the X shift register 1410 (see FIG. 3).

          The number of stages of the X shift register 1412, half the number of stages of  
20           the X shift register 1410, suggests that half the frequency of the clock signal CLX works given the same horizontal scanning period. If the horizontal scanning period remains the same, power affected by the operating frequency is reduced.

          In the modification, the number of latches performing concurrently latching in response to the latch signal in the first latch circuit 1422 is " $2$ ", but that number may  
25           be " $3$ " or more. In this case, the binary signals may be distributed in lines of the corresponding number, and the number of stages of the X shift register 1412 is reduced to a number that is obtained by dividing the original number of stages by the number of signal lines.

<Modification (2)>

30           In the preceding embodiments, the writing in each subfield is completed within the period ( $1/Va$ ). The voltage written onto the liquid-crystal layer in each pixel is held for a period from the end of the writing to the start of a next subfield in one subfield.

The driving circuits in the above embodiments, particularly, the data line driving circuit 140 receives a very high-frequency clock signal CLX. The shift register typically includes a number of clocked inverters for receiving the clock signal at the gates thereof. If viewed from the timing signal generator circuit 200 as a source of the clock signal CLX, the X shift register 1410 (1412) works as a capacitive load.

The arrangement, which allows the clock signal CLX to be supplied during the above-discussed voltage hold period, consumes power in vain by the capacitive load, thereby increasing power consumption. Another modification free from this disadvantage is now discussed.

In this modification, a clock signal supply control circuit 400 shown in FIG. 10 is inserted in a path of the clock signal CLX extending to the X shift register 1410 (1412) from the timing signal generator circuit 200. The clock signal supply control circuit 400 includes an RS flipflop 402 and an AND gate 404. The RS flipflop 402 receives the start pulse DY at the set input terminal S thereof and the scanning signal Gm at the reset input terminal R thereof. The AND gate 404 AND-gates the clock signal CLX supplied by the timing signal generator circuit 200 and the signal from the output terminal Q of the RS flipflop 402, and supplies the AND-gated output thereof to the X shift register 1410 (1412) in the data line driving circuit 140.

When the start pulse DY is supplied to the clock signal supply control circuit 400 at the start of one subfield, the RS flipflop 402 is set, thereby transitioning an enable signal Enb output from the output terminal Q to a high level as shown in FIG. 11. In response, the AND gate 404 is opened, thereby starting the supply of the clock signal CLX to the X shift register 1410 (1412). In the data line driving circuit 140, the first latch circuit 1420 (1422) starts sequentially latching data in a point at a time scanning in response to the latch pulse LP which is supplied immediately subsequent to the start of the supply of the clock signal CLX.

On the other hand, when the scanning signal Gm for selecting the last scanning line (m-th scanning line from the top) 112 in the subfield is supplied subsequent to the start of the supply of the clock signal CLX in response to the start pulse DY, the RS flipflop 402 is reset. The enable signal Enb output from the output terminal Q of the RS flipflop 402 is driven low in level as shown in FIG. 11. In response, the AND gate 404 is closed, and the supply of the clock signal CLX to the X shift register 1410 (1412) is cut off. Since data for one row of pixels intersecting the m-th scanning line

112 is latched by the first latch circuit 1420 (1422) prior to the supply of the scanning signal Gm, the cutting of the supply of the clock signal CLX until the start of the next subfield presents no problem at all.

With such a clock signal supply control circuit 400 arranged, the clock signal CLX is fed to the X shift register 1410 (1412) only when the clock signal CLX is needed. Power consumed by the capacitive load is accordingly reduced. Although a similar clock signal supply control circuit may be arranged for the clock signal CLY on the Y side, its frequency is substantially lower than the frequency of the clock signal CLX on the X side. Power consumed by the capacitive load on the Y side is not so problematic as that on the X side.

#### <Modification (3)>

In the preceding embodiments, the voltage V0 is at a low level, and the voltage V7 is at a high level. With this arrangement, the voltage V7 for a transmittance ratio of 100% needs to be generated separately from a single power source. As apparent from FIG. 4(a), a root-mean-square value not less than V7 results in a transmittance ratio of 100%, and a high-potential voltage Vcc of a power source (3 V, for example) may be directly used as a high level voltage without the need for separately generating the voltage V7. If Vcc is defined as a high level, the use of the power source voltage permits a gray scale display.

In the arrangement in which the voltage Vcc is used as a high level, the voltage V7 may be treated in the same way as the voltages V2-V6 are in the preceding embodiments. Furthermore, one field (1f) may be divided into eight subfields Sf1-Sf8 having the following lengths.

Specifically, the subfield Sf1 is set to have a length of  $(V1/Vcc)^2$  to the one field (1f), the subfield Sf2 is set to have a length of  $(V2/Vcc)^2 - (V1/Vcc)^2$  to the one field (1f), and the subfield Sf3 is set to have a length of  $(V3/Vcc)^2 - (V2/Vcc)^2$  to the one field (1f). Similarly, the subfields are set, and finally, the subfield Sf8 is set to have a length of  $(Vcc/Vcc)^2 - (V7/Vcc)^2$  to the one field (1f).

From among the subfields Sf1-Sf8 thus set, subfields Sf1-Sf7 are subjected to the writing in the same way as already discussed in connection with the first embodiment. For the new subfield Sf8, the voltage is at the same level as the alternating driving signal FR, i.e., at the same level as the voltage of the counter electrode 108. During the subfield Sf8, the liquid-crystal layer is supplied with no

voltage regardless of the gray scale data. In other words, to attain a transmittance ratio of 100%, it is not necessary to continuously keep the liquid-crystal layer turned on throughout one field (1f).

<Modification (4)>

5 In the preceding embodiments, voltage is applied to turn on the pixel for a period in response to the gray scale data. Specifically, as shown in FIG. 7, to apply the root-mean-square voltage V1 corresponding to the gray scale data (001) to the pixel, an on voltage is applied during the subfield Sf1, and to apply the root-mean-square voltage V3 corresponding to the gray scale data (011), the on voltage is applied  
10 during the subfields of Sf1-Sf3, and to apply the root-mean-square voltage V6 corresponding to the gray scale data (110), the on voltage is applied during the subfields of Sf1-Sf6. In this way, one field is divided into subfields, the number of which corresponds to the number of gray scales to be displayed. The division of the field into the subfields is not limited to this method. For example, the following  
15 method is contemplated.

FIGS. 12(a) and 12(b) are truth tables that represent the function of the data converter circuit 300 of an electro-optical device in accordance with a modification. FIG. 13 is a timing diagram showing the operation of the electro-optical device of this modification.

20 In this modification, one field is divided into four subfields, and on/off driving is performed in each of four subfields Sf0-Sf3 according to truth tables shown in FIG. 12(a) or 12(b). In this way, an eight-gray scale display is provided in response to three-bit gray scale data. The time sharing of the subfields in this modification is partly different from that in the preceding embodiments. Specifically, as itemized in  
25 a-d, the subfields have time lengths that present root-mean-square voltages having different weights to the pixels.

- a. The subfield Sf0 has a time length long enough to supply the liquid-crystal layer with a root-mean-square voltage corresponding to the threshold VHT1 of the liquid crystal as shown in FIG. 4(a).
- 30 b. The subfield Sf1 has a time length long enough to supply the pixel with a root-mean-square voltage corresponding to a weight "1".
- c. The subfield Sf2 has a time length long enough to supply the pixel with a root-mean-square voltage corresponding to a weight "2".

d. The subfield Sf3 has a time length long enough to supply the pixel with a root-mean-square voltage corresponding to a weight "4".

As apparent from the above discussion, to apply a root-mean-square voltage to the liquid-crystal layer, the pixel is set to an ON state during the subfield Sf0. As shown in FIGS. 12(a) and 12(b), in the gray scale data other than (000), the binary signals Ds for the subfield Sf0 have the level to turn on the pixels.

Referring to FIG. 13, the voltage applied to each pixel in accordance with the gray scale data is discussed. When the gray scale data is (001), the voltage to turn on the pixel is applied during the subfields Sf0 and Sf1, and as a result, the root-mean-square voltage applied to the liquid-crystal layer becomes V1 during one field. Similarly, when the gray scale data is (010), the voltage to turn the pixel is applied during the subfields Sf0 and Sf2, and as a result, the root-mean-square voltage applied to the liquid-crystal layer becomes V2 during one field. Also in the remaining gray scale data, truth tables listed in FIGS. 12(a) and 12(b) are used to determine whether to apply the voltage to turn on or off the pixel in each subfield. As a result, the liquid-crystal layer is applied with the root-mean-square voltage responsive to the gray scale data.

This modification also provides the same advantage as that of the preceding embodiments. A smaller number of subfields work in this modification when the number of gray scales remains unchanged from that of the preceding embodiments. Since a count of data writing in one field is thus reduced, power consumption is reduced.

The number and time lengths of subfields are determined considering the number of gray scales to be displayed, and voltage/transmittance characteristics of the pixel in an electro-optical device in use, and are not limited to those already discussed in connection with the preceding embodiments. In this modification, the subfield Sf0 has a time length long enough to supply the pixel with a voltage as high as the threshold voltage VTH1 of the liquid crystal. Such a subfield is not a requirement. It is important that the number of and time lengths of the subfields are determined so that a root-mean-square voltage responsive to a gray scale to be displayed is applied to the pixel within a range of the voltage VTH1 through V7 as shown in FIG. 4(a). The voltage applied to the pixel electrode may be the power source voltage Vcc as a high level as already discussed in connection with the modification (3).

In this modification, the subfield Sf0 for applying the root-mean-square voltage VTH1 to the pixels is arranged at the first portion of each field. The position of this subfield may be located anywhere within each field. In this modification, only a single subfield Sf0 is arranged as a subfield that can apply the root-mean-square voltage VTH1 to the pixel. The present invention is not limited to this method. Alternatively, the following method may be employed. Specifically, rather than using the subfield Sf0, predetermined periods of time are inserted between the subfields Sf1-Sf3, and the sum of the predetermined periods may be a time length which allows the root-mean-square voltage VTH1 to be applied to the pixel. In other words, the subfield Sf0 having a time length that allows the root-mean-square voltage VTH1 to be applied is split into a plurality of segments, and these segments are inserted between subsequent subfields. It is important that the time length of the one field except subfields Sf1-Sf3 is a time length capable of applying the root-mean-square voltage VTH1 to the pixel.

#### <General construction of the liquid-crystal device>

The construction of the electro-optical devices in accordance with the above embodiment and modifications are now discussed, referring to FIG. 14 and FIG. 15. FIG. 14 is a plan view of the electro-optical device 100, and FIG. 15 is a sectional view of the electro-optical device 100 taken along line A-A' in FIG. 14.

As shown, the electro-optical device 100 includes the element substrate 101 having the pixel electrodes 118 formed thereon, and the counter substrate 102 having the counter electrode 108 formed thereon. The element substrate 101 and the counter substrate 102 are glued onto each other with a sealing member 104 interposed therebetween, with a gap maintained therebetween. The liquid crystal 105 as an electro-optical material is encapsulated in the gap. The sealing member 104 has a cutout, through which the liquid crystal 105 is introduced, and then, the cutout is closed by an encapsulating material. The cutout is not shown in FIG. 14 and FIG. 15.

When the element substrate 101 is fabricated of a semiconductor substrate, the substrate is opaque. The pixel electrode 118 is thus formed of a reflective metal such as aluminum, and the electro-optical device 100 is thus of a reflective type. In contrast, the counter substrate 102, fabricated of glass, is transparent. The element substrate 101 may be fabricated of a transparent insulator substrate such as glass. With the element substrate 101 fabricated of an insulator substrate, a reflective type

display device is provided when the pixel electrode is formed of a reflective material. When the pixel electrode is formed of a material other than this, a transmissive type display device is provided.

5 A light-shielding layer 106 is arranged on the element substrate 101 internal to the sealing member 104 but external to a display area 101a. The scanning line driving circuit 130 is formed in a region 130a of the area where the light-shielding layer 106 is formed. The data line driving circuit 140 is arranged on a region 140a. The light-shielding layer 106 therefore prevents light from being incident on the driving circuits formed in these regions. The light-shielding layer 106 and the counter  
10 electrode 108 are supplied with the alternating driving signal FR. The area having the light-shielding layer 106, having substantially no voltage with respect to the liquid-crystal layer, provides the same display state as that of the pixel electrode 118 with no voltage applied.

15 A region 107 on the element substrate 101, external to the region 140a of the data line driving circuit 140, and separated by the sealing member 104, has a plurality of terminals to receive control signals and a power source voltage from outside.

On the other hand, the counter electrode 108 on the counter substrate 102 is electrically connected to the light-shielding layer 106, and interconnect terminals arranged on the element substrate 101 via conductor members (not shown) arranged at  
20 least one of the four corners of a substrate attachment portion. Specifically, the alternating driving signal FR is applied to the light-shielding layer 106 via the interconnect terminals arranged on the element substrate 101 and then to the counter electrode 108 via the conductor members.

Depending on the application of the electro-optical device 100, a color filter  
25 patterned in stripe, mosaic, or triangles is first mounted on the counter substrate 102 if the electro-optical device 100 is of a direct viewing type. Second, a light-shielding layer (black matrix) made of, for example, metal material or resin is mounted on the counter substrate 102. When the electro-optical device 100 is applied for light modulation, such as a light valve of a projector as discussed later, no color filter is  
30 arranged. In a direct viewing type, as necessary, a front light is arranged to illuminate the electro-optical device 100 from the counter substrate 102. An alignment layer (not shown), subjected to a rubbing process in a predetermined direction, is arranged on the electrode formation surfaces of the element substrate 101 and the counter substrate

102. The alignment direction of liquid-crystal molecules with no voltage applied is thus defined. Furthermore, a polarizer (not shown) compatible with the alignment direction is arranged on the element substrate 101. If a polymer dispersed liquid crystal consisting of a mixture of a liquid crystal and polymer is used as the liquid crystal 105, the above-mentioned alignment layer and the polarizer are dispensed with. With a high utilization of light, the electro-optical device 100 thus provides advantages, such as increased luminance, and reduced power consumption.

In the preceding embodiments, the element substrate 101 forming the electro-optical device is a semiconductor substrate, and the transistors 116 respectively connected to the pixel electrodes 118 and elements used in the driving circuits are MOSFET transistors. The present invention is not limited to this type. For example, the element substrate 101 may be fabricated of an amorphous substrate such as of glass or quartz, and then a semiconductor thin film may be deposited thereon to form a thin-film transistor (TFT). With the TFT, a transparent substrate may be used as the element substrate 101.

Employed as the liquid crystal, besides the TN type, may be an STN (Super Twisted Nematic) type having 180 degree or more twisted alignment, a BTN (Bi-stable Twisted Nematic) type, a ferroelectric type employing a bistable twisted nematic liquid crystal having memory, a polymer dispersed type, or a guest-host type in which a dye (guest) having anisotropy in the absorption of visible light in the minor axis and the major axis of molecules is dissolved in a liquid crystal (host) having a predetermined molecular arrangement and the dye molecules and the liquid-crystal molecules are arranged in parallel.

Perpendicular alignment (homeotropic alignment) may be arranged in which the liquid-crystal molecules are perpendicularly aligned with respect to the two substrates with no voltage applied, and aligned in parallel to the two substrates with a voltage applied. On the other hand, parallel (planar) alignment (homogeneous alignment) may be arranged in which the liquid-crystal molecules are aligned in parallel to the two substrates with no voltage applied, and are perpendicularly aligned to the two substrates with a voltage applied. Rather than arranging the counter electrode on the counter substrate, the counter electrode may be arranged on the element substrate in a manner such that pixel electrodes and the counter electrode are interdigitally spaced with a gap maintained therebetween. With this arrangement, the



liquid crystal molecules are aligned in parallel with the two substrates, and the alignment direction of the molecules varies in response to a parallel electric field taking place between the electrodes. As long as the driving method of the present invention is applicable, a variety of liquid crystals and a variety of alignment methods are acceptable.

Besides the liquid-crystal device, the present invention is applied to a diversity of electro-optical devices including electroluminescences (EL), digital micro-mirror devices (DMD), and devices which present a display using the electro-optical effect based on fluorescence by plasma emission or electron emission. In this case, the electro-optical materials may include EL, a mirror device, gas, fluorescent materials, etc. When the EL is used as an electro-optical material, the EL is interposed between the pixel electrode and the counter electrode of the transparent, electrically conductive layer, and the counter electrode is thus dispensed with. The present invention is thus applicable to electro-optical devices having a construction similar to the ones discussed above, and in particular, to all electro-optical devices that present a gray scale display using pixels that provides binary presentation of on and off.

#### <Electronic equipment>

Several specific examples of electronic equipment using the above-described liquid-crystal device are now discussed.

#### <Electronic equipment 1: Projector>

Discussed first is a projector which uses the electro-optical device of each of the above embodiments as a light valve. FIG. 16 is a plan view showing the projector. As shown, the projector 1100 includes a polarizer illumination unit 1110 along a system optical axis PL. In the polarizer illumination unit 1110, a light beam from a lamp 1112 is reflected and substantially collimated by a reflector 1114, and enters a first integrator lens 1120. The output light beam from the lamp 1112 is split into a plurality of intermediate light beams. The split intermediate light beams are converted into polarized light beams of one type having a substantially uniform polarization (s-polarized light beams) through a polarizer assembly 1130 having a second integrator lens on the light incident side thereof, and are then output from the polarizer illumination unit 1110.

The s-polarized light beams exiting from the polarizer illumination unit 1110 is reflected from the s-polarized light beam reflecting surface 1141 of a polarizing

beam splitter 1140. The blue light beam (B) of the reflected light beams is reflected from the blue-light reflecting layer of a dichroic mirror 1151, and is then modulated by a reflective-type electro-optical device 100B. The red light beam (R) of the light beams transmitted through the blue-light reflecting layer is reflected from a red-light reflecting layer of the dichroic mirror 1152, and is then modulated by a reflective-type electro-optical device 100R. The green light beam (G) of the light beams transmitted through the blue-light reflecting layer of the dichroic mirror 1151 is transmitted through a red-light reflecting layer of a dichroic mirror 1152, and is then modulated by the a reflective-type electro-optical device 100G.

The red, green, and glue light beams respectively color-modulated by the electro-optical devices 100R, 100G, and 100B are synthesized by the dichroic mirrors 1152 and 1151, and the polarizing beam splitter 1140, and then projected onto a screen 1170 through a projection optical system 1160. The electro-optical devices 100R, 100G, and 100B need no color filter because these devices receive the three primary colors of R, G, and B.

Although this embodiment uses the reflective-type electro-optical device, the projector may employ a transmissive-type electro-optical device.

#### <Electronic equipment 2: Mobile computer>

Discussed here is a mobile computer incorporating the above-referenced electro-optical device. FIG. 17 is a perspective view of the construction of the mobile computer. The computer 1200 includes a main unit 1204 having a keyboard 1202, and a display unit 1206. The display unit 1206 is composed of the above-referenced electro-optical device 100 with a front light attached on the front thereof.

In this embodiment, the electro-optical device 100 is of a reflective direct-viewing type, and preferably, irregularity is formed on the pixel electrode 118 so that a light beam reflected therefrom is scattered in various directions.

#### <Electronic Equipment (3): Portable telephone>

Discussed next is a portable telephone incorporating the above-referenced electro-optical device. FIG. 18 is a perspective view of the portable telephone. As shown, the portable telephone 1300 includes a plurality of control buttons 1302, an earpiece 1304, a mouthpiece 1306, and the electro-optical device 100. The electro-optical device 100 is provided with a front light on the front thereof as necessary.

Since the electro-optical device 100 is of a reflective direct-viewing type in this embodiment again, irregularity is preferably formed on the pixel electrode 118.

Besides the electronic equipment described with reference to FIG. 16 through FIG. 18, the electronic equipment of the present invention may be any of a diversity of electronic equipment including a liquid-crystal display television, a viewfinder type or direct-monitoring type video cassette recorder, a car navigation system, a pager, an electronic pocketbook, an electronic tabletop calculator, a word processor, a workstation, a video phone, a POS terminal, and an apparatus having a touch panel. These pieces of electronic equipment may incorporate the electronic devices of the above embodiment and modifications.

In accordance with the present invention, as described above, the signal applied to the data line is binarized, and a high-quality gray scale display thus results.

#### [Industrial Applicability]

The present invention provides an optimum driving method in an electro-optical device that performs gray scale display control using pulse width modulation, and is appropriate for use as a display device having excellent characteristics in electronic equipment.

## CLAIMS

1. A driving method for driving an electro-optical device having a matrix of pixels to display an image with gray scale, comprising the steps of:

5       dividing each field into a plurality of subfields; and

      applying each pixel with a voltage that sets the pixels to an ON state on a subfield-by-subfield basis or a voltage that sets the pixels to an OFF state on a subfield by subfield basis so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to the gray scale level of the pixel.

10

2. The driving method for driving an electro-optical device according to claim 1, wherein time lengths of the subfields divided from one field are long enough so as to feed different root-mean-square voltages to different subfields.

15

3. A driving method for driving an electro-optical device having a matrix of pixels to display an image with gray scale, comprising the steps of:

      dividing each field into a plurality of subfields;

      setting each pixel to an ON state or an OFF state during a first subfield; and

20       controlling the pixel depending on a gray scale level of the pixel as to whether to remain in the ON state or the OFF state of the pixels during a subsequent subfield.

4. The driving method for driving an electro-optical device, according to one of claims 1 through 3, wherein each pixel is arranged so as to correspond to an intersection where one of a plurality of scanning lines and one of a plurality of data lines cross, and is set to the ON state or to the OFF state depending on a voltage applied to the data line when the scanning line is supplied with a scanning signal,

25       the scanning signal is supplied to the scanning lines on a subfield-by-subfield basis,

30       a binary signal for commanding the pixel to be set to the ON state or the OFF state is fed to the data line of the pixel when the scanning line of the pixel is supplied with the scanning signal.

5. A driving circuit of an electro-optical device for driving pixels, comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, and a switching element for controlling a voltage applied to each pixel electrode, the driving circuit comprising:

5 a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field; and

a data line driving circuit for supplying the data line of the pixel with a binary signal commanding the pixel to be set to an ON state or an OFF state for a period  
10 during which the scanning line of the pixel is supplied with the scanning signal,

wherein the binary signal is a command signal to set the pixel to the ON state or to the OFF state so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to a gray scale level of each pixel.

15 6. A driving circuit of an electro-optical device for driving pixels, comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, and a switching element for controlling a voltage applied to each pixel electrode, the driving circuit comprising:

20 a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field; and

a data line driving circuit for supplying the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the  
25 scanning signal,

wherein the binary signal commands the pixels to be set to an ON state or an OFF state during a first subfield, and commands the pixels as to whether to remain in the ON state or the OFF state during a subsequent subfield.

30 7. The driving circuit of an electro-optical device according to one of claims 5 and 6, wherein the data line driving circuit further comprises:

a shift register for sequentially shifting and outputting a latch pulse signal, supplied at the start of a horizontal scanning period, in response to a clock signal;

a first latch circuit for sequentially latching the binary signal in response to the shifted signal provided by the shift register; and

a second latch circuit which latches the binary signal, latched by the first latch circuit, in response to the latch pulse signal while simultaneously outputting the latched binary signals to corresponding data lines.

8. The driving circuit of an electro-optical device according to claim 7, wherein the first latch circuit simultaneously latches the binary signals, which are branched into a plurality of lines from a single line, in response to the shifted signal provided by the shift register.

9. The driving circuit of an electro-optical device according to claim 7, comprising a clock signal supply control circuit, wherein the clock signal supply control circuit stops supply of the clock signal to the shift register after the scanning line driving circuit supplies all scanning lines with the scanning signal in one subfield, and restarts the supply of the clock signal at a start of a subsequent subfield.

10. An electro-optical device, comprising:  
a pixel comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, a switching element for controlling a voltage applied to each pixel electrode, and a counter electrode arranged to be opposed to the pixel electrode;

a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field; and

a data line driving circuit for supplying the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal,

wherein the binary signal is a command signal to set the pixels to an ON state or to an OFF state so that a ratio of a period of voltage application time to set the pixels to the ON state to a period of voltage application time to set the pixels to the OFF state in each field is responsive to a gray scale level of the pixel.

11. An electro-optical device, comprising:

a pixel comprising a pixel electrode corresponding to each intersection at which one of a plurality of scanning lines and one of a plurality of data lines cross, a switching element for controlling a voltage applied to each pixel electrode, and a counter electrode arranged to be opposed to the pixel electrode;

a scanning line driving circuit for supplying the scanning line with a scanning signal that turns on the switching element in each of a plurality of subfields divided from one field; and

a data line driving circuit for supplying the data line of the pixel with a binary signal for a period during which the scanning line of the pixel is supplied with the scanning signal,

wherein the binary signal commands the pixel to be set to an ON state or an OFF state during a first subfield, and commands the pixel as to whether to remain in the ON state or the OFF state of the pixel during a subsequent subfield.

12. The electro-optical device according to one of claims 10 and 11, wherein the binary signal is shifted in level in response to a level of a voltage applied to the counter electrode.

13. The electro-optical device according to one of claims 10 through 12, wherein an element substrate on which the pixel electrode and the switching element are formed is fabricated of a semiconductor substrate, and

wherein the scanning line driving circuit and the data line driving circuit are produced on the element substrate, and wherein the pixel electrode has reflectivity.

14. Electronic equipment comprising the electro-optical device according to one of claims 10 through 13.

## ABSTRACT

A signal applied to a data line is binarized to provide a high-quality gray scale presentation.

5 To provide eight gray scales, for example, one field (1f) is divided into seven subfields (Sf1-Sf7) in accordance with gray scale characteristics of an electro-optical device, pixels are turned on or off by writing a high-level or a low-level signal thereon in a first subfield (Sf1). In subsequent subfields (Sf2-Sf7), high-level or low-level signals are written depending on the gray scale level of each pixel to control the ratio of the on period of the pixels to the off period of the pixels in one field.

0543763 030704






<b>(51) 国際特許分類7</b> <b>G09G 3/20</b>	<b>A1</b>	<b>(11) 国際公開番号</b> <b>WO00/70594</b>  <b>(43) 国際公開日</b> 2000年11月23日(23.11.00)
<b>(21) 国際出願番号</b> PCT/JP00/03116  <b>(22) 国際出願日</b> 2000年5月15日(15.05.00)  <b>(30) 優先権データ</b> 特願平11/134321      1999年5月14日(14.05.99)      JP  <b>(71) 出願人</b> (米国を除くすべての指定国について) セイコーエプソン株式会社 (SEIKO EPSON CORPORATION)[JP/JP] 〒163-0811 東京都新宿区西新宿2丁目4番1号 Tokyo, (JP) <b>(72) 発明者 ; および</b> <b>(75) 発明者 / 出願人</b> (米国についてのみ) 石井 良 (ISHII, Ryo)[JP/JP] 伊藤昭彦 (ITO, Akihiko)[JP/JP] 〒392-8502 長野県諏訪市大和3丁目3番5号 セイコーエプソン株式会社内 Nagano, (JP) <b>(74) 代理人</b> 鈴木喜三郎, 外 (SUZUKI, Kisaburo et al.) 〒392-8502 長野県諏訪市大和3丁目3番5号 セイコーエプソン株式会社 知的財産部内 Nagano, (JP)		<b>(81) 指定国</b> CN, JP, KR, US  <b>添付公開書類</b> 国際調査報告書

**(54) Title:**      **METHOD FOR DRIVING ELECTROOPTICAL DEVICE, DRIVE CIRCUIT, ELECTROOPTICAL DEVICE, AND ELECTRONIC DEVICE**


**(54) 発明の名称**      電気光学装置の駆動方法、駆動回路及び電気光学装置並びに電子機器



**(57) Abstract**


High-definition gradation display is implemented by binarizing the signal applied to a data line and by turning only on or off the drive of each pixel. When, for example, 8-level gradation display is implemented, one field (1f) is divided into seven sub-fields (Sf1-Sf7) according to the gradation characteristics of an electrooptical device. By maintaining the on-state of a pixel from the first sub-field to a predetermined sub-field according to the gradation, the ratio of the on or off period of the pixel in one field is controlled for high-definition gradation display.

[FIG. 1]





[FIG. 2]

(a)




(b)






[FIG. 4]

(a)



(b)



[FIG. 5]


(a) FR=L

GRADATION DATA D0→D2	Ds						
	Sf1	Sf2	Sf3	Sf4	Sf5	Sf6	Sf7
(000)	L	L	L	L	L	L	L
(001)	H	L	L	L	L	L	L
(010)	H	H	L	L	L	L	L
(011)	H	H	H	L	L	L	L
(100)	H	H	H	H	L	L	L
(101)	H	H	H	H	H	L	L
(110)	H	H	H	H	H	H	L
(111)	H	H	H	H	H	H	H

(b) FR=H


GRADATION DATA D0→D2	Ds						
	Sf1	Sf2	Sf3	Sf4	Sf5	Sf6	Sf7
(000)	H	H	H	H	H	H	H
(001)	L	H	H	H	H	H	H
(010)	L	L	H	H	H	H	H
(011)	L	L	L	H	H	H	H
(100)	L	L	L	L	H	H	H
(101)	L	L	L	L	L	H	H
(110)	L	L	L	L	L	L	H
(111)	L	L	L	L	L	L	L

[FIG. 6]




09/743768-00001

[FIG. 7]






[FIG. 8]




[FIG. 9]




09/743768-030701

[FIG. 10]



[FIG. 11]



09/743768-030701

[FIG. 12]


(a) FR=L

GRADATION DATA D0 → D2	Ds			
	Sf0	Sf1	Sf2	Sf3
(000)	L	L	L	L
(001)	H	H	L	L
(010)	H	L	H	L
(011)	H	H	H	L
(100)	H	L	L	H
(101)	H	H	L	H
(110)	H	L	H	H
(111)	H	H	H	H


(b) FR=H

GRADATION DATA D0 → D2	Ds			
	Sf0	Sf1	Sf2	Sf3
(000)	H	H	H	H
(001)	L	L	H	H
(010)	L	H	L	H
(011)	L	L	L	H
(100)	L	H	H	L
(101)	L	L	H	L
(110)	L	H	L	L
(111)	L	L	L	L


[FIG. 13]




[FIG. 14]




[FIG. 15]



[FIG. 17]



[FIG. 18]





Seiko Epson Ref. No.: F005241US00

Attorney's Ref. No.: 108101

## Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

## Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

電気光学装置の駆動方法、駆動回路及び電気光学装置並びに電子機器DRIVING METHOD FOR DRIVING ELECTRO-OPTICAL DEVICE  
DRIVING CIRCUIT, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC  
EQUIPMENT

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ \_\_\_\_\_ に提出され、米国出願番号または  
特許協定条約 国際出願番号を \_\_\_\_\_ とし、  
(該当する場合) \_\_\_\_\_ に訂正されました。☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定められるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも1ヶ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

## Prior Foreign Application(s)

外国での先行出願

Priority Not Claimed

優先権主張なし

11-134321	Japan	14/May/1999
(Number)	(Country)	(Day/Month/Year Filed)
(番号)	(国名)	(出願年月日)
(Number)	(Country)	(Day/Month/Year Filed)
(番号)	(国名)	(出願年月日)

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

(Application No.)	(Filing Date)	(Application No.)	(Filing Date)
(出願番号)	(出願日)	(出願番号)	(出願日)

私は下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)項に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願者の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に關する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

PCT/JP00/03116	May 15, 2000	Pending
(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)
(出願番号)	(出願日)	(現況: 特許許可済、係属中、放棄済)

(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)
(出願番号)	(出願日)	(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じることに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁理士、または代理人の氏名及び登録番号を明記のこと)

James A. Oliff, (Reg. 27,075)  
William P. Berridge, (Reg. 30,024)  
Kirk M. Hudson, (Reg. 27,562)  
Thomas J. Perdini, (Reg. 30,411)  
Edward P. Walker, (Reg. 31,450)  
Robert A. Miller, (Reg. 32,771)  
Mario A. Costantino, (Reg. 33,565)  
Caroline D. Dennison, (Reg. 34,494)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

書類送付先：  
OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

Send Correspondence to:  
OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

直接電話連絡先： (名前及び電話番号)  
OLIFF & BERRIDGE, PLC  
(703) 836-6400

Direct Telephone Calls to: (name and telephone number)  
OLIFF & BERRIDGE, PLC  
(703) 836-6400

唯一または第一発明者名

石井 良

Full name of sole or first inventor

Ryo ISHII

発明者の署名

石井 良

日付

2001年1月11日

Inventor's signature

Ryo Ishii

Date

January 11, 2001

住所

日本国、長野県、松本市

Residence

Matsumoto-shi, Nagano-ken, Japan

国籍

日本

Citizenship

Japan

私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号  
セイコーエプソン株式会社内

Post Office Address

c/o Seiko Epson Corporation  
3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

第二共同発明者

伊藤 昭彦

Full name of second joint inventor, if any

Akihiko ITO

第二共同発明者の署名

伊藤 昭彦

日付

2001年1月11日

Second inventor's signature

Akihiko Ito

Date

January 11, 2001

住所

日本国、長野県、長野市

Residence Tatsuno-machi

Tatsuno-machi, Nagano-ken, Japan

国籍

日本

Citizenship

Japan

私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号  
セイコーエプソン株式会社内

Post Office Address

c/o Seiko Epson Corporation  
3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)